| 1 |
1 |
'''E. [wiki:GraspSw Controller Address Space and Clocking Instructions]''' |
| 2 |
2 |
[[TracNav(GraspContents)]] |
| 3 |
3 |
This is a very low level API, used only by someone writing a newer |
| 4 |
4 |
controller socket level command. All controller socket level |
| 5 |
5 |
commands are implemented in C code (downloaded as the stage2.srec |
| 6 |
6 |
to the controller) which modifies registers or address space, and/or |
| 7 |
7 |
writes instructions to the clocking engine. |
| 8 |
8 |
Our FPGA [wiki:V2P20Phase0HWSWInterface Memory Map] includes [wiki:V2P20GPIO General Purpose I/O (GPIOs)] that |
| 9 |
9 |
allow access to: |
| 10 |
10 |
* Board ID Register Bits |
| 11 |
11 |
* Board I2C Register Bits |
| 12 |
12 |
* ADC SPI Configuration Register Interface |
| 13 |
13 |
* Clocking Engine Register Interface |
| 14 |
14 |
Todo: Incorporate the wiki pages above into GraspContents. |
| 15 |
15 |
Related info: |
| 16 |
16 |
* [wiki:ClockMath Clocking Engine Math Module] |
| 17 |
17 |
* [wiki:VIDSEQ_bit_packing Clocking Engine pattern generator bit packing] |
